Weaver's comparator made from digital NAND3 gate [4] However, Weaver's comparator using NAND3 gates shows an obvious limitation: its input common-mode voltage must be high enough to ensure the cut-off of the PMOS (MP1,MP2) connected to the input, because the digital cells inputs must connect a NMOS and a PMOS, which is different from an ordinary analog circuit. This defect largely reduces the input range of the comparator. Philosophically we consider this limitation of input voltage at high level as a result of excessive "yang" (NAND3 gate) in the circuit and should be balanced by additional "yin" (OAI gate) to pull it down, such that the low input voltage can be applicable. In this letter, we propose an enhanced auto P&R comparator which enjoys rail-to-rail input range as well as better accuracy. It can be readily used in a stochastic flash ADC.
Architecture: We can see in Weaver's comparator, when input voltage is low, the PMOS will charge the output, meanwhile if Icharge>Idischarge, the comparator won't work. So we must ensure the Icharge<Idischarge at the initial state even the input voltage is low. To enhance the pull-down strength, we add two OAI31 gates (Or-And-Invert), which is a common digital standard cell available in most of foundries, shown in Fig.2 . The full schematic of the proposed comparator is shown in Fig.3 . The outputs of the 4 gates are cross-coupled. When clock signal Φ is low, the two outputs go high; when Φ is high, the outputs start to charge and discharge. Since the OAI31 gates supply MN5, MN6, MN7, MN8 to discharge, no matter what the VINN and VINP are, we can ensure Icharge<Idischarge at the initial state, as long as the driving strength of OAI31 gates are strong enough. Consider VINP>VINN, so IMN1>IMN2, IMN3>IMN4, at the same time IMP1<IMP2, IMP3<IMP4. For other MOSFETs, as the gate voltage is VDD, IMN5=IMN7, IMN6=IMN8. The discharge rate of the node ON is higher than the node OP. So VON<VOP. Then the crosscoupled connection creates positive feedback, IMN7+IMN8+IMN10 < IMN5+IMN6+IMN9, IMP7+IMP10>IMP5+IMP9. As a result, VON is forced to low, VOP is forced to high. This comparator makes it real to compare the rail to rail input voltage, since whatever the input is, for each side there is at least one of the PMOS and NMOS working.
In fact, this is not the only benefit of OAI31 gates. The OAI31 gates can also enhance the positive feedback, leading to the speedup of comparison. What's more, the additional OAI31 gate together with the original NAND3 gate, helps to balance the offset caused by auto P&R, hence enjoys better accuracy, shown in table 1, compared with the circuit using only NAND3 gate.
To design the comparator, it's crucial to choose the gates with suitable driving strength, which is the key to the circuit balance and large input range. Clearly, if the driving strength of NAND3 gate is too strong, and the input voltage is low, we can't ensure Icharge<Idischarge at the initial state; on the other hand, if the driving strength of OAI31 gate is too strong and the input voltage is high, the outputs would discharge too quickly causing the positive feedback unable to force the outputs to the supply rail. All these will decrease the input range of the comparator. The equation (1) gives the relationship between the driving strength of OAI31 gate (QOAI), NAND3 gate (QNAND), and the upper and the lower limit of input voltage (VRH VRL), showing that the largest rail-to-rail input range occurs with the balanced QOAI and QNAND. To further improve the balance we propose a "pre-distortion technique". We notice that if we design a balanced pre-layout circuit, then after layout it will inevitably introduce some wire mismatch and consequently impair the balance. This implies that to get a balanced post-layout circuit we should "pre-distort" the circuit before layout. Furthermore we find in our circuit that the non-ideal mismatch tends to enhance the strength of OAI31 gate. So before layout we would intentionally design a stronger NAND3 gate in order to finally get a balanced post-layout circuit.
The complete comparator structure is shown in Fig.4a with buffers and SR-latches added to the output to hold the voltage while the comparator is reset. The corresponding RTL Verilog code using the smic0.13 process is shown in Fig.4b . Results: Using SMIC 130nm CMOS technology we design 8 comparators Q1~Q8 by auto P&R, and one comparator Q by hand. For Q1, the area is 25um*25um. With 1.2V VDD, the power dissipation is 0.197mw at 330MHz for the common mode input voltage of 600mV. The offset voltages of post-layout simulation are shown in Table 1 . The results of Q1~Q8 show smaller offset than [4] which was about 45 mV. 
Conclusion:
A balanced all digital comparator with rail to rail common mode input range using only digital standard cells is proposed. Fully compatible with digital synthesis, the layout is generated by auto P&R. The proposed comparator can be readily used in a stochastic flash ADC. 
